EPYC
No mentions found
This entity hasn't been tracked yet, or Iris is still building its knowledge base.
Related Articles from SNS
Gigabyte packs 40 Intel Lunar Lake PCs in a pizza box
Gigabyte showed off a high density server platform at Computex this week that crams 40 low-power compute nodes into a pizza box. Amid a sea of nearly identical MGX and NVL blades, the R1C7-KOA-AS1 was one of the more unusual systems on this year’s show floor. Rather than using Intel or AMD's datacenter class Xeon or Epyc, the machine is powered by dozens of notebook processors.
If cores are what agents crave, Intel's new Clearwater Xeon 6+ might just quench their thirst
Intel’s Clearwater Forest Xeons were originally designed to power telco networks, SaaS apps, and other high-volume web-scale workloads. But by a stroke of luck, the x86 giant may have also built an agentic AI beast. AI model training, inference, and the GPUs that power them have dominated the discourse for the past few years, but with the rise of agentic harnesses like OpenClaw, CPUs are back in the limelight.
Intel Diamond Rapids to boost core counts to 192, but RIP Hyperthreading
Intel’s upcoming Diamond Rapids Xeon will boost core counts to 192, a 50 percent increase over last generation, the x86 giant revealed at Computex in Taipei this week. But while core counts continue to rise, in doing so Intel has managed to cut thread counts by a quarter. Yep, Hyperthreading – Intel's marketing for simultaneous multithreading – is officially dead.
ACEAPEX: Parallel LZ77 Decoding via Encode-Time Absolute Offset Resolution
arXiv:2606.04268v1 Announce Type: new Abstract: LZ77-based codecs exhibit a fundamental sequential bottleneck in decoding: each back-reference depends on previously decompressed data, preventing multi-core scaling. We present ACEAPEX, a parallel LZ77 codec that stores all back-references as absolute positions in the decompressed output and organizes data into self-contained 1 MB blocks, enabling embarrassingly parallel block-level decoding. Integrated into lzbench, ACEAPEX achieves 10,160...
Enhanced performance for server consolidation with Intel Xeon 6+
AI workloads are eating into datacenter capacity faster than most operators can add to it, and once the power budget is spent and the racks are full, the wall is a physical one. Server consolidation, once treated as a long-term efficiency project, has become an immediate operational priority. In our latest Hot Seat, Tim Phillips talks to Kira Boyko, product manager at Intel, about how the Intel Xeon 6+ processor with 288 efficient cores has been engineered with core density in mind to...