DRAM
No mentions found
This entity hasn't been tracked yet, or Iris is still building its knowledge base.
Related Articles from SNS
Expect more of those DRAM price hikes as memory shortage continues to bite
The continuing AI memory crunch saw DRAM prices effectively double in calendar Q1, and the bad news is they are likely to rise again by more than 50 percent in the current quarter, if TrendForce forecasters are on the money. The Taiwan-based market watcher says contract prices for conventional DRAM went up by up to 98 percent during Q1. This was good for the memory chipmakers - which have seen their industry revenue spike 81 percent to $97 billion in the same period - but not so good for buyers.
Raspberry Pi's profits are up. So is its DRAM bill
The AI gold rush is proving good for Raspberry Pi's bottom line, but it's also forcing the low-cost computer maker to borrow money to keep enough memory chips in stock. In a trading update published on Friday, Raspberry Pi said it expects full-year earnings to come in significantly ahead of market expectations after a stronger-than-expected first half driven by healthy demand, higher average selling prices, and the benefit of lower-cost memory inventory purchased earlier. Raspberry Pi...
RH+: Row-Hit-Optimized Scheduling for PIM-based LLM Inference
arXiv:2606.05511v1 Announce Type: new Abstract: Large language model inference on processing-in-memory (PIM) architectures promises to break the memory wall by performing multiply-accumulate (MAC) operations directly within HBM3 DRAM banks. Prior work identifies the power constraint timing parameter nCCDAB as the primary performance bottleneck and optimizes scheduling accordingly. We demonstrate that for GEMV operations that dominate autoregressive decoding, the DRAM row cycle time (nRC) is...
Memory crunch sends PC prices into double-digit climb
The average prices of notebooks and desktops are up in Europe by double-digit percentages on the back of tightening availability of memory. All PC makers are battling with shortages of DRAM and NAND as component manufacturers prioritize production for higher-margin high-bandwidth memory chips used in AI servers. The cost of memory has more than quadrupled in 12 months.
Bit-Flip Vulnerability of Shared KV-Cache Blocks in LLM Serving Systems
Announce Type: replace Abstract: Rowhammer on GPU DRAM has enabled adversarial bit flips in model weights; shared KV-cache blocks in LLM serving systems present an analogous but previously unexamined target. In vLLM's Prefix Caching, these blocks exist as a single physical copy without integrity protection. Using software fault injection under ideal bit targeting, we characterize worst-case severity and identify three properties: (1) Silent divergence - 13 of 16 BF16 bit positions produce...
Upstart chipmakers keep challenging Nvidia. This time it's Microsoft-backed D-Matrix
In the increasingly competitive AI chip market, there's another startup in production that claims an advantage over Nvidia, the world's most valuable company. D-Matrix, located three miles away from Nvidia's Silicon Valley headquarters, says its chips can run inference workloads 10 times faster and using five times less energy than a standalone graphics processing unit from the market leader — as long as the workloads are small. The new inference chip, called Corsair, takes a novel approach...
Ahoy, DECmate II the little PDP-8 that could
Now, that's a lot of word processing. But under the hood it's still at least PDP-8 adjacent, even considering its oddities and incompatibilities, and you can make it do many of the things a full-size Eight can. We'll take this basic unit, convert the floppy drives to solid state, tap the video output, and put it through its paces.
PALUTE: Processing-In-Memory Acceleration via Lookup Table for Edge LLM Inference
arXiv:2606.08891v1 Announce Type: new Abstract: Large language models are increasingly deployed on edge devices with tight power and area budgets. While mixed-precision GEMM reduces arithmetic complexity, quantized inference is often dominated by dequantization and nonlinear operators. Lookup Table (LUT)-based method mitigates these costs by precomputing outputs and replacing repeated arithmetic with table lookups, but existing designs incur significant capacity and lookup-latency overheads.
Porting the ThinkPad X61 to Coreboot
Porting the ThinkPad x61 to coreboot Table of Contents An introduction to my IBM/Lenovo ThinkPad addiction Over 10 years ago I got my first ThinkPad x60. I got interested in free software by reading the about GNU page in the GNU Emacs editor. Free software back then and certainly now is quite usable, typically without much closed-source software.
PlayStation Architecture
Supporting imagery A quick introduction Sony knew that 3D hardware could get very messy to develop for. Thus, their debuting console will keep its design simple and practical… Although this may come at a cost!